



The Engine of SOC Design

**OSCI DAC 2007 Meeting - Panel:
Virtual platform and ESL IP exchange: Real world
challenges and what's expected from OSCI TLM 2.0**

Grant Martin

Chief Scientist, Tensilica

Monday 4 June 2007: 1200-1400




Tensilica and ESL Modelling

- Configurable, extensible processor IP
- For many years - system-level modeling with XTMP
 - C++ with a C-based API
 - Our TLM – no accepted standards
 - Cycle-accurate ISS
 - Late 2006 – fast functional mode (up to 100X)
- Late 2006 - SystemC modeling environment, XTSC
- Many interfaces
 - PIF – bus-type, memory-mapped
 - 7 local memory interfaces
 - Nearly unlimited TIE port, queue and lookup interfaces
- Interface XTSC to commercial 3rd party SystemC-based ESL tools
 - Generate adaptors: TLM_{us} to TLM_{them}
 - All TLMs different
 - Fast Functional ISS - “Virtual System Prototype” modeling




Tensilica ESL models





Integration into 3rd party SystemC-based ESL tool





TLM Evolution.....TLM 2.0

- Concerns:
 - Too late?
 - Ad hoc integrations into 3rd party ESL tools already done
 - Little incentive to rework
 - Priorities: For us, cycle-accurate much more important than PV+T
 - PV+T prone to misunderstanding especially by SW developers
- Expectations:
 - Final TLM2 needs to help industry close current gaps in interoperability
 - Cycle-accurate - major importance
 - Well-defined **analysis** and **debug** interfaces
 - OSCI TLM group needs to educate users on abstractions
 - Possibly support research on PV+T estimators and system modeling
 - Scope of TLM needs to be better defined
 - Many people assume “interoperable” TLM implies interoperable **bus** model implementations