Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4

Subject: Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4
From: Shalom Bresticker (Shalom.Bresticker@motorola.com)
Date: Mon Apr 07 2003 - 04:41:26 PDT

Next message: Peter Flake: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Previous message: Jacobi, Dan: "[sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
In reply to: Jacobi, Dan: "[sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Next in thread: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Next in thread: Peter Flake: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: Shalom Bresticker: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Annex B contains the keyword "longreal".
It does not seem to be used anywhere.
Is that deliberate?

--
Shalom Bresticker                           Shalom.Bresticker@motorola.com
Design & Reuse Methodology                             Tel: +972 9 9522268
Motorola Semiconductor Israel, Ltd.                    Fax: +972 9 9522890
POB 2208, Herzlia 46120, ISRAEL                       Cell: +972 50 441478

Next message: Peter Flake: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Previous message: Jacobi, Dan: "[sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
In reply to: Jacobi, Dan: "[sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Next in thread: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Next in thread: Peter Flake: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: Shalom Bresticker: "Re: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Reply: David W. Smith: "RE: [sv-bc] Review for Annex A and Annex B of the System-Verilog 3.1 Draft 4"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Mon Apr 07 2003 - 04:42:48 PDT