[sv-bc] 3.1a LRM Changes documentation

Subject: [sv-bc] 3.1a LRM Changes documentation
From: David W. Smith (david.smith@synopsys.com)
Date: Mon Jul 21 2003 - 16:55:26 PDT

• Next message: David W. Smith: "[sv-bc] RE: [sv-ec] 3.1a LRM Changes documentation"
• Previous message: Greg Jaxon: "Re: [sv-bc] propsal for SV-BC Issue 23: Footnote for (old) SV-BC73"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

I have created a new link on the SystemVerilog web page (www.eda.org/sv)
that points to the 3.1a LRM Changes (http://www.eda.org/sv/LRMChanges.html).
 
This page will be used to track any and all changes to the 3.1 LRM of
SystemVerilog. It will be the defining document (similar to the process we
used in 3.1).
 
Regards
David
 
David W. Smith
Synopsys Scientist

Synopsys, Inc.
Synopsys Technology Park
2025 NW Cornelius Pass Road
Hillsboro, OR 97124

Voice: 503.547.6467
Main: 503.547.6000
FAX: 503.547.6906
Email: david.smith@synopsys.com
 <http://www.synopsys.com/> http://www.synopsys.com

• Next message: David W. Smith: "[sv-bc] RE: [sv-ec] 3.1a LRM Changes documentation"
• Previous message: Greg Jaxon: "Re: [sv-bc] propsal for SV-BC Issue 23: Footnote for (old) SV-BC73"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Mon Jul 21 2003 - 16:59:43 PDT