Subject: Re: [sv-bc] Erratta or simple proposal for task, function, property,sequencearguments.
From: Adam Krolnik (krolnik@lsil.com)
Date: Thu Nov 06 2003 - 10:27:24 PST
Hi Steven;
Thanks for catching that - SystemVerilog 3.1 defined that, not 1364-2001.
Adam Krolnik
Verification Mgr.
LSI Logic Corp.
Plano TX. 75074
This archive was generated by hypermail 2b28 : Thu Nov 06 2003 - 10:29:18 PST