RE: [sv-bc] Addendum to LRM 58.

Subject: RE: [sv-bc] Addendum to LRM 58.
From: David W. Smith (David.Smith@synopsys.com)
Date: Wed Dec 17 2003 - 13:42:06 PST

• Next message: Andy Tsay: "[sv-bc] Is TIME integer or non_integer type?"
• Previous message: Adam Krolnik: "[sv-bc] Addendum to LRM 58."
• In reply to: Adam Krolnik: "[sv-bc] Addendum to LRM 58."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hello Adam,
Thanks for the catch.

Regards
David

-----Original Message-----
From: owner-sv-bc@eda.org [mailto:owner-sv-bc@eda.org] On Behalf Of Adam
Krolnik
Sent: Wednesday, December 17, 2003 11:17 AM
To: sv-bc@eda.org
Subject: [sv-bc] Addendum to LRM 58.

Good morning all;

The last paragraph of 22.1 states:

"SystemVerilog adds support for interfaces to Verilog configurations.
SystemVerilog
also provides an alternate method for specifying the names of library map
files."

The last sentence should also be removed as LRM-58 struct the entirety of
section
22.3 Library map files, which this sentence refers.

    THanks.

    Adam Krolnik
    Verification Mgr.
    LSI Logic Corp.
    Plano TX. 75074
    Co-author "Assertion Based Design"

• Next message: Andy Tsay: "[sv-bc] Is TIME integer or non_integer type?"
• Previous message: Adam Krolnik: "[sv-bc] Addendum to LRM 58."
• In reply to: Adam Krolnik: "[sv-bc] Addendum to LRM 58."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Wed Dec 17 2003 - 13:44:50 PST