[sv-ec] Accelera day: SV-EC update

Subject: [sv-ec] Accelera day: SV-EC update
From: David W. Smith (david.smith@synopsys.com)
Date: Fri Dec 06 2002 - 17:31:10 PST

• Next message: Francoise Martinolle: "[sv-ec] testbench review comments and issues until chapter 7 (included)"
• Previous message: Kevin Cameron x3251: "[sv-ec] RE: [sv-ac] Verification phase"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

 
Here is the presentation I gave at the SystemVerilog Panel on Thursday.
 
Regards
David
 
David W. Smith
Synopsys Scientist

Synopsys, Inc.
Synopsys Technology Park
2025 NW Cornelius Pass Road
Hillsboro, OR 97124

Voice: 503.547.6467
Main: 503.547.6000
FAX: 503.547.6906
Email: david.smith@synopsys.com
 <http://www.synopsys.com/> http://www.synopsys.com

• application/vnd.ms-powerpoint attachment: Verification_Panel-Smith.ppt

• Next message: Francoise Martinolle: "[sv-ec] testbench review comments and issues until chapter 7 (included)"
• Previous message: Kevin Cameron x3251: "[sv-ec] RE: [sv-ac] Verification phase"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Fri Dec 06 2002 - 18:08:07 PST