[sv-ec] Re: SystemVerilog 3.1a LRM

Subject: [sv-ec] Re: SystemVerilog 3.1a LRM
From: Adam Krolnik (krolnik@lsil.com)
Date: Tue Dec 16 2003 - 14:07:21 PST

• Next message: Clifford E. Cummings: "Re: [sv-ec] Re: SystemVerilog 3.1a LRM"
• Previous message: David W. Smith: "[sv-ec] Minutes for meeting on 15 December 2003"
• In reply to: David W. Smith: "[sv-ec] Draft 2 of SystemVerilog LRM"
• Reply: Clifford E. Cummings: "Re: [sv-ec] Re: SystemVerilog 3.1a LRM"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Good afternoon;

Has anyone considered donating an LALR(1) grammar. There's considerable work
required in updating a Verilog 2001 grammar or converting the SystemVerilog
BNF format into one.

    Thanks.

    Adam Krolnik
    Verification Mgr.
    LSI Logic Corp.
    Plano TX. 75074
    Co-author "Assertion Based Design"

• Next message: Clifford E. Cummings: "Re: [sv-ec] Re: SystemVerilog 3.1a LRM"
• Previous message: David W. Smith: "[sv-ec] Minutes for meeting on 15 December 2003"
• In reply to: David W. Smith: "[sv-ec] Draft 2 of SystemVerilog LRM"
• Reply: Clifford E. Cummings: "Re: [sv-ec] Re: SystemVerilog 3.1a LRM"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Tue Dec 16 2003 - 14:08:21 PST