Re: [sv-bc] iff as operator?

Subject: Re: [sv-bc] iff as operator?
From: Peter Flake (Peter.Flake@synopsys.com)
Date: Fri Aug 15 2003 - 02:38:41 PDT

• Next message: Alec Stanculescu: "[sv-bc] Re: [sv-ec] SystemVerilog 3.1A Face to Face Meeting on September 18 starting at 9:00"
• Previous message: Vassilios.Gerousis@Infineon.Com: "[sv-bc] SystemVerilog 3.1A Face to Face Meeting on September 18 starting at 9:00"
• In reply to: Steven Sharp: "[sv-bc] iff as operator?"
• Reply: Peter Flake: "Re: [sv-bc] iff as operator?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi Steven,

I seem to remember that there is a syntax problem with allowing the first
form of the event expression, so you have to use the second.

I think it is quite rare that this construct is needed, so the user impact
is small.

Peter.

At 18:00 14/08/2003 -0400, Steven Sharp wrote:
>It appears that iff can only be applied to an expression or an edge
>expression, not to a compound event. So, for example, you couldn't
>write
>
> always @((posedge clk1 or posedge clk2) iff enable)
>
>to have the iff condition apply to both events. You would have to
>write this as
>
> always @(posedge clk1 iff enable or posedge clk2 iff enable)
>
>Is this the intent?
>
>Steven Sharp
>sharp@cadence.com

• Next message: Alec Stanculescu: "[sv-bc] Re: [sv-ec] SystemVerilog 3.1A Face to Face Meeting on September 18 starting at 9:00"
• Previous message: Vassilios.Gerousis@Infineon.Com: "[sv-bc] SystemVerilog 3.1A Face to Face Meeting on September 18 starting at 9:00"
• In reply to: Steven Sharp: "[sv-bc] iff as operator?"
• Reply: Peter Flake: "Re: [sv-bc] iff as operator?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Fri Aug 15 2003 - 02:42:22 PDT