[sv-bc] Updated 26 February 2010 SystemVerilog Requirements Gathering Meeting Minutes

From: Brophy, Dennis <dennisb@model.com>
Date: Wed Mar 10 2010 - 08:50:36 PST

See
http://www.eda.org/sv-ieee1800/Meetings/2010/February/Presentations/26-F
ebruary-2010-Req-Gather-Mtg-Notes.pdf.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.

Received on Wed Mar 10 08:51:45 2010

This message: [ Message body ]
Next message: Bresticker, Shalom: "[sv-bc] Is '1 allowed in a concatenation?"
Previous message: Steven Sharp: "Re: [sv-bc] Can enum base type be struct or multidim array?"

Contemporary messages sorted: [ By Date ] [ By Thread ] [ By Subject ] [ By Author ] [ By messages with attachments ]

This archive was generated by hypermail 2.1.8 : Wed Mar 10 2010 - 08:52:26 PST