[sv-bc] FW: [sv-ac] vhdl and SystemVerilog tie in

________________________________
From: owner-sv-ac@eda.org [mailto:owner-sv-ac@eda.org] On Behalf Of ben cohen
Sent: Wednesday, May 26, 2010 10:41 PM
To: sv-ac@eda.org
Subject: [sv-ac] vhdl and SystemVerilog tie in

The IEEE 1800-2009 LRM has no mention of VHDL tie in or link into SystemVerilog.
Vendors have adopted the "bind", but that is not in the LRM for binding VHDL modules into SystemVerilog.
This sv-ac is probably the wrong forum to address this, but many users see the need for such a feature.
I believe that it should be addressed somewhere in the IEEE 1800.
Below is an example of such an issue.
Accessing Constants in VHDL Packages in SystemVerilog<http://verificationguild.com/modules.php?name=Forums&file=viewtopic&t=3890>
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&t=3890

--
This message has been scanned for viruses and
dangerous content by MailScanner<http://www.mailscanner.info/>, and is
believed to be clean.
---------------------------------------------------------------------
Intel Israel (74) Limited
This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.