[sv-bc] Re: [sv-ac] list of some errata, remarks, questions, and proposals

Subject: [sv-bc] Re: [sv-ac] list of some errata, remarks, questions, and proposals
From: Surrendra Dudani (Surrendra.Dudani@synopsys.com)
Date: Sun Sep 07 2003 - 19:18:49 PDT

• Next message: David W. Smith: "[sv-bc] FW: Proposal: Reconciliation of SystemVerilog BNF with 5 recent Verilog errata fixes"
• Previous message: Vassilios.Gerousis@Infineon.Com: "[sv-bc] RE: Statements to the Press"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi Thomas,
Currently, the sv-ac committee members are working on proposals for the
3.1a enhancements by Sept. 15. Since your document deals with mostly
erratas, can I get back to you shortly after Sept. 15 on the assertion
related issues?
Thanks for your careful review and suggestions.
Surrendra
At 04:04 PM 9/4/2003 +0200, you wrote:
>Hi everybody,
>
>please find attached a list with some errata, remarks, questions, and
>proposals
>about SV3.1. I think at least some of the detected issues are fundamental.
>
>Best regards
> Thomas
>
>
>
>
>
> > Thomas Kruse
> > Infineon Technologies AG
> >
> > Corporate Logic
> > Design Automation
> > Balanstr. 73
> > 81541 Munich
> >
> > * Phone: +49 (0)89 234 46380
> > * Fax: +49 (0)89 234 955 6601
> > * Email: mailto:thomas.kruse@infineon.com
> >
> >
>

**********************************************
Surrendra A. Dudani
Synopsys, Inc.
377 Simarano Drive, Suite 300
Marlboro, MA 01752

Tel: 508-263-8072
Fax: 508-263-8123
email: Surrendra.Dudani@synopsys.com
**********************************************

• Next message: David W. Smith: "[sv-bc] FW: Proposal: Reconciliation of SystemVerilog BNF with 5 recent Verilog errata fixes"
• Previous message: Vassilios.Gerousis@Infineon.Com: "[sv-bc] RE: Statements to the Press"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Sun Sep 07 2003 - 19:20:54 PDT