[sv-bc] Cooperation request in definition of simulation semantics of emerging checker constructs

Hi SV-BC,

SV-AC is starting working on the following checker enhancements:

* 2093: Checker construct (Mantis 1900) should permit output arguments

* 3034: Allow continuous and blocking assignments in checkers

* 3033: Allow procedural control statements in checkers

* 2743: Allow subroutine_call_statement in a checker

* 2751: P1800-2009: checker formal arguments may not be connected to interfaces // WHY

These enhancements have been approved by the Working Group and are targeted for the current PAR. The implementation of these enhancements is related to definition of a consistent simulation semantics for the new constructs and may have an implication on the rest of the language. SV-AC requests your help and cooperation in reviewing and discussing relevant parts of the emerging proposals to keep SystemVerilog language consistent and to reduce the changes to the absolute necessary minimum.

Thanks,
Dmitry
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.