[sv-bc] Interface instances in generate loops

In http://www.edaboard.co.uk/system-verilog-interfaces-t455781.html it's claimed a couple times that synthesis doesn't support "interface instances in generate loops".

Anyone have an example of this issue?

Thanks!

-- Brad

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.