Hi, For the below case tools have different behavior. module foo(input [1:0] a,b, output [1:0] z); wire [1:0]foo; assign z = foo; assign foo[0] = a[0]; assign foo[0] = foo[1]; endmodule My understanding is it is unidirectional one. Is this correct? Regards Bineet -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Fri Mar 14 04:26:04 2014
This archive was generated by hypermail 2.1.8 : Fri Mar 14 2014 - 04:26:21 PDT