Table 24-1 specifies mappings for SystemVerilog types into Verilog types
for VCD dumping.
It specifies that shortint and longint should be mapped to integer.
Since they are not the same size as integer, shouldn't they be mapped
to a reg of the appropriate size?
Steven Sharp
sharp@cadence.com
Received on Tue Aug 31 18:12:48 2004
This archive was generated by hypermail 2.1.8 : Tue Aug 31 2004 - 18:12:58 PDT