One thing I thought of is the Vpi interface for data types on wires.
Currently there is no Vpi object diagram for nets and net arrays in
the System Verilog LRM, or at least I could not find it. I assume this
is because System Verilog did not change Vpi for nets or net arrays.
I am not very familiar with Vpi, but I think all that needs to be done
is to take the net and net array diagram from section 26.6.6 of 1364
and add the vpi typespec to the diagram somehow. There may have to be
some changes to some Vpi routine to allow the typespec to be
accessed on a net.
I don't think I know enough about Vpi to attempt this.
Mark Hartoog
700 E. Middlefield Road
Mountain View, CA 94043
650 584-5404
markh@synopsys.com
Received on Wed Nov 10 12:14:22 2004
This archive was generated by hypermail 2.1.8 : Wed Nov 10 2004 - 12:14:37 PST