Re: [sv-bc] Agenda: Dec 13 SV-BC CC

1364 errata/99 reads as follows:

"Annex B lists "include", "incdir" and "library" as keywords.
As far as I know, these are not keywords in Verilog source.
They are only keywords in library mapping files. I don't
think they should be listed as keywords, which implies they
are disallowed as identifiers in Verilog source.

See earlier mail message:
http://boydtechinc.com/etf/archive/etf_2002/0011.html"

If it was as simple as being inaccurate, this issue would have been
resolved long ago.

The problem is that it is not at all clear that these should not be in the
list.

Shalom

On Fri, 10 Dec 2004, Steven Sharp wrote:

> Concerning my action item to file a 1364 erratum on inaccurate keyword list
> that includes keywords from library mapping files: I had already done this,
> and it is erratum 99 in the 1364 database.
>
> Steven Sharp
> sharp@cadence.com
>

-- 
Shalom Bresticker                        Shalom.Bresticker @freescale.com
Design & Verification Methodology                    Tel: +972 9  9522268
Freescale Semiconductor Israel, Ltd.                 Fax: +972 9  9522890
POB 2208, Herzlia 46120, ISRAEL                     Cell: +972 50 5441478
  
[ ]Freescale Internal Use Only      [ ]Freescale Confidential Proprietary