[sv-bc] Re: SystemVerilog (P1800) and Verilog (P1364) Draft Documents Available

Of course, the date on the 1364 file should be 2005 and not 2004.

Shalom

> http://www.eda.org/sv-ieee1800/Specifications/1364-2005.D5.2004-01-13.pdf

-- 
Shalom Bresticker                        Shalom.Bresticker @freescale.com
Design & Verification Methodology                    Tel: +972 9  9522268
Freescale Semiconductor Israel, Ltd.                 Fax: +972 9  9522890
POB 2208, Herzlia 46120, ISRAEL                     Cell: +972 50 5441478
  
[ ]Freescale Internal Use Only      [ ]Freescale Confidential Proprietary