>The SystemVerilog 3.0 LRM section 12.7.4 had the explicit rule: That explains it. I didn't look that far back. I thought I remembered seeing it more recently. Steven Sharp sharp@cadence.comReceived on Fri Apr 1 17:49:37 2005
This archive was generated by hypermail 2.1.8 : Fri Apr 01 2005 - 17:49:41 PST