Re: [sv-bc] Re: Fwd: Re: Priority / Unique Errors

I would have preferred that instead of 'unique' being an assertion,
'unique case' had introduced a truly parallel semantics that were
a veridical model of the actual parallel_case hardware.

Verilog is supposed to be a hardware modeling language. Why not move
it towards being a more realistic one?

-- Brad