RE: [sv-bc] compiler directives in middle of statement

The original question was, what happens if a compiler directive appears
in the middle of a statement.

Shalom


> Of the other compiler directives allowed outside a module
> definition, I
> don't know of any issues with the limited set of SystemVerilog
> constructs that are also allowed outside a module definition.