20.7.5 VCD SV type mappings, describes the mapping of some SV types to Verilog types for VCD. This sub-clause appears at the very end of 20.7, separated from all the rest of the VCD description. It should be merged somewhere into 20.7.2, which describes the format of the VCD file. Also, this section seems to be ambiguous about how nets with SV types would appear. Thanks, Shalom Shalom Bresticker Intel Jerusalem LAD DA +972 2 589-6852 +972 54 721-1033 -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Sun Jul 22 04:00:11 2007
This archive was generated by hypermail 2.1.8 : Sun Jul 22 2007 - 04:00:48 PDT