Here are my votes. Francoise ' SVDB 1397 _ X __Yes ___No http://www.eda.org/svdb/view.php?id=1397 SVDB 1809 ___Yes ___No http://www.eda.org/svdb/view.php?id=1809 I prefer the proposal I made. I am against eager import binding from proposal #1. SVDB 2037 ___Yes _X__No http://www.eda.org/svdb/view.php?id=2037 Because configurations are not part of the Verilog source, I am uncomfortable making anything else other than literals be assigned to parameters. SVDB 2106 _X__Yes ___No http://www.eda-stds.org/sv-bc/hm/7701.html http://www.eda.org/svdb/view.php?id=2106 SVDB 1602 _X__Yes ___No http://www.eda.org/svdb/view.php?id=1602 SVDB 2097 _X__Yes ___No http://www.eda.org/svdb/view.php?id=2097 -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Sun Dec 16 17:43:01 2007
This archive was generated by hypermail 2.1.8 : Sun Dec 16 2007 - 17:43:32 PST