$sv-ec Agenda for 25 November 2002 Meeting

Subject: $sv-ec Agenda for 25 November 2002 Meeting
From: David W. Smith (david.smith@synopsys.com)
Date: Fri Nov 22 2002 - 17:28:30 PST

• Next message: Kevin Cameron: "$sv-ec Verilog-A Parameter Ranges"
• Previous message: Adam Krolnik: "Re: $sv-ec SVTestbench questions/comments."
• Next in thread: David W. Smith: "FW: $sv-ec Agenda for 25 November 2002 Meeting"
• Reply: David W. Smith: "FW: $sv-ec Agenda for 25 November 2002 Meeting"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

There will be the normal meeting for the SV-EC committee from 11:00am
until 1:00pm PDT on Monday 25 November 2002. This will be following the
SV-CC meeting from 9-11, as usual.
 
Dial in Information

* PARTICIPANT CODE: 516134

* Toll Free Dial In Number: (877)233-7845

* International Access/Caller Paid Dial In Number: (505)766-5458

1. Review minutes from the 11 November meeting and approve
2. Review Action items (see minutes from 11 November meeting)
3. Establish meeting schedule
    The 12-9 meeting is the last meeting scheduled for this year. Here
is the proposal for meetings following 12-9
    (continue meeting at 11:00am but decoupled from SV-CC meetings).
        12-16 - LRM review
        1-6 - Continue LRM review, target date for Alias and Random
Constraints to be merged in LRM
        1-20
        2-3
        2-17 Target date for LRM review complete and available for
DEVCON on 24 Feb.
        3-3
        3-17
        3-31 Technology freeze - only clarification and editing
        4-14
        4-28 LRM complete and 3.1 finished at committee - pass to
board for approval
 
4. Review Enhancement status and proposals.
    Move Alias proposal to LRM format
    Start review of Random Constraints (review issues responded to in
email from Adam Krolnik)
5. Review Open Issues from testbench review
    REV-24 and REV-25 are open
6. Review LRM status and progress
    System Verilog Testbench Extension is on site
    LRM team is working this week to get a draft for Dec. 4th.
7. Address any other issues before committee
 
Please review the information available on the website:
<http://www.eda.org/sv-ec> http://www.eda.org/sv-ec The documents,
minutes, issues list, and enhancement lists are all available there.
 
Please come prepared with questions and answers. Are time is getting
short and we have much to accomplish.
 
Regards
David
 
David W. Smith
Synopsys Scientist

Synopsys, Inc.
Synopsys Technology Park
2025 NW Cornelius Pass Road
Hillsboro, OR 97124

Voice: 503.547.6467
Main: 503.547.6000
FAX: 503.547.6906
Email: david.smith@synopsys.com
 <http://www.synopsys.com/> http://www.synopsys.com

• Next message: Kevin Cameron: "$sv-ec Verilog-A Parameter Ranges"
• Previous message: Adam Krolnik: "Re: $sv-ec SVTestbench questions/comments."
• Next in thread: David W. Smith: "FW: $sv-ec Agenda for 25 November 2002 Meeting"
• Reply: David W. Smith: "FW: $sv-ec Agenda for 25 November 2002 Meeting"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Fri Nov 22 2002 - 17:28:41 PST