Subject: Re: [sv-ec] Agenda for meeting 10 February 2003
From: Neil Korpusik (Neil.Korpusik@eng.sun.com)
Date: Fri Feb 07 2003 - 17:31:24 PST
Hi David,
It looks like you are missing Kev's vote from your
summary. I believe that he voted for '&' which leaves
us with a 6-6 tie between 'var' and '&'.
Is there anyone out there that is willing to change
their vote from 'ref' to '&' ?
If you voted for 'ref' simply because you didn't give
it much thought, or don't really care one way or the other
perhaps you should abstain or give it a bit more thought.
I saw several good reasons given for going with '&' and
didn't see any justification for var/ref.
Neil
------------- Begin Included Message -------------
From: "David W. Smith" <david.smith@synopsys.com>
To: <sv-ec@eda.org>
Subject: [sv-ec] Agenda for meeting 10 February 2003
Date: Fri, 7 Feb 2003 17:10:22 -0800
MIME-Version: 1.0
X-Priority: 3 (Normal)
X-MSMail-Priority: Normal
Importance: Normal
X-MimeOLE: Produced By Microsoft MimeOLE V6.00.2800.1106
There will be an extra meeting for the SV-EC committee from 11:00am until
1:00pm PDT on Monday 10 February 2003.
Meeting will start promptly at 11:00am and may run over in order to complete
review of all three chapters.
Dial in Information
* PARTICIPANT CODE: 516134
* Toll Free Dial In Number: (877)233-7845
* International Access/Caller Paid Dial In Number: (505)766-5458
Agenda
1. Review and approve minutes from Feb 3 meeting (as ammended on web site).
2. Review and resolve email voting results on var/ref/& (see attached)
3. Review open action item status
4. Review LRM
a. Review 11, 12
b. Vote on acceptance of Chapters 1-11, 12 (with condition that all
relate action items will be approved)
5. Address any other issues before committee
For the rest of the review process discussion will be limited to the
following items:
clarification
problems
solutions to clarification and problems
No new proposals will be entertained.
A copy of the LRM is available at:
<http://www.sutherland-hdl.com/download/SystemVerilog_3.1_draft1.pdf>
http://www.sutherland-hdl.com/download/SystemVerilog_3.1_draft1.pdf
Please review the information available on the website:
< <http://www.eda.org/sv-ec> http://www.eda.org/sv-ec>
<http://www.eda.org/sv-ec> http://www.eda.org/sv-ec.
David W. Smith
Synopsys Scientist
Synopsys, Inc.
Synopsys Technology Park
2025 NW Cornelius Pass Road
Hillsboro, OR 97124
Voice: 503.547.6467
Main: 503.547.6000
FAX: 503.547.6906
Email: david.smith@synopsys.com
<http://www.synopsys.com/> http://www.synopsys.com
------------- End Included Message -------------
This archive was generated by hypermail 2b28 : Fri Feb 07 2003 - 17:32:11 PST