Subject: Re: [sv-ec] Action Item 25
From: Arturo Salz (Arturo.Salz@synopsys.com)
Date: Fri Oct 24 2003 - 22:15:28 PDT
My comment was directed at modifying a SystemVerilog 3.0 enhancement.
It is related to changing the "parameter type" declaration so that the
default
type is optional. For example:
From:
module x #( parameter type T = int; ) ...
To:
module x #( parameter type T ; ) ...
To instantiate such a module would of course require all such parameters
to be specified. This is different from the type-less parameters available
in
Verilog-2001 to which you are referring.
Arturo
----- Original Message -----
From: "Michael McNamara" <mac@verisity.com>
To: "Jonathan Bromley" <jonathan.bromley@doulos.com>
Cc: "Arturo Salz" <Arturo.Salz@synopsys.COM>; <sv-ec@eda.org>
Sent: Friday, October 24, 2003 1:18 PM
Subject: RE: [sv-ec] Action Item 25
Is changing SV to allow untyped parameters an enhancement, or the
removal of a proposed change?
It is the case that IEEE Verilog allows untyped parameters already,
and they act just as Jonathan assumes:
module x;
parameter a = 755;
initial $display("%m: a is ",a);
endmodule
module y;
x x0();
x #(3.1415926) x1 ();
initial $display("%m: x1.a ",x1.a);
endmodule
module z;
x x0();
x #(32'h12345678) x1 ();
initial $display("%m: x1.a ",x1.a);
endmodule
Results in:
y.x0: a is 755
y.x1: a is 3.1415926
y: x1.a 3.1415926
z.x0: a is 755
z.x1: a is 305419896
z: x1.a 305419896
-- On Oct 23 2003 at 09:22, Jonathan Bromley sent a message:
> To: Arturo.Salz@synopsys.com, sv-ec@eda.org
> Subject: "RE: [sv-ec] Action Item 25"
> > -----Original Message-----
> > From: Arturo Salz [mailto:Arturo.Salz@synopsys.com]
> > Sent: 22 October 2003 22:43
> > To: Michael.Burns@motorola.com; david.smith@synopsys.com
> > Cc: sv-ec@eda.org
> > Subject: Re: [sv-ec] Action Item 25
> >
> >
> > Mike,
> >
> > You are correct. Currently, SystemVerilog requires a default for a
> > parameter.
> > However, it does not need to be bit, it could be any other type
> > Nevertheless, I can think of an enhacement to not require a
> > default type [for the parameter]
>
> It seems to me that this enhancement would be very valuable.
> It would allow the creation of what you might describe as an
> "abstract container class" that cannot be instantiated without
> specifying its type parameter.
> --
> Jonathan Bromley, Consultant
>
> DOULOS - Developing Design Know-how
> VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services
>
> Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW,
UK
> Tel: +44 (0)1425 471223 Email:
kelvin.bampfield@doulos.com
> Fax: +44 (0)1425 471573 Web:
http://www.doulos.com
>
> This e-mail and any attachments are confidential and Doulos Ltd.
reserves
> all rights of privilege in respect thereof. It is intended for the use
of
> the addressee only. If you are not the intended recipient please delete
it
> from your system, any use, disclosure, or copying of this document
is
> unauthorised. The contents of this message may contain personal views
which
> are not the views of Doulos Ltd., unless specifically stated.
This archive was generated by hypermail 2b28 : Fri Oct 24 2003 - 22:29:19 PDT