Re: [sv-ec] input skew

yes but assuming that time unit and time precision are equal

`timescale 1ns/1ns
//

On 6/22/2011 10:14 AM, Bresticker, Shalom wrote:
>
> Wouldn't #1 mean 1 time unit as specified by the timescale?
>
> Shalom
>
> *From:*owner-sv-ec@eda.org [mailto:owner-sv-ec@eda.org] *On Behalf Of
> *Daniel Mlynek
> *Sent:* Wednesday, June 22, 2011 9:53 AM
> *To:* sv-ec@eda.org
> *Subject:* [sv-ec] input skew
>
> /LRM senstences:/
>
> /1. A 1step input skew allows input signals to sample their
> steady-state values in the time step immediately before the clock
> event (i.e., in the preceding Postponed region)./
>
> /2.If the input skew is not an explicit //#0//, then the value
> sampled corresponds to the signal value at the Postponed region of
> the time step skew time units prior to the clocking event/
>
> /sugest that #1step and #1 input skew are the same/
>
> /So is clocking event occurs in time 10.//
> /Then sampled value is taken from postponed region of time 9 in both
> cases/
> /Is it how it should work If so then 1step is redunand.//
>
> /
> /DANiel//
>
>
> --
> This message has been scanned for viruses and
> dangerous content by *MailScanner* <http://www.mailscanner.info/>, and is
> believed to be clean.
>
> ---------------------------------------------------------------------
> Intel Israel (74) Limited
>
> This e-mail and any attachments may contain confidential material for
> the sole use of the intended recipient(s). Any review or distribution
> by others is strictly prohibited. If you are not the intended
> recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.