Subject: Minutes 10th Meeting Verilog ACE Oct 22nd 2001
From: Dave Kelf (davek@co-design.com)
Date: Mon Oct 22 2001 - 13:05:47 PDT
Verilog++ 10th Committee Meeting
October 22nd, 2001
DaveK taking minutes, Simon Leading Meeting
Attendees
(aaaaaaaaaa) Vassilios Gerousis *
(aarar-aaaa) Dave Kelf *
(-aaa--aaaa) John Sanguinetti
(---ra-aaa-) John Emmitt
(a--a-aa---) Dennis Brophy *
(aaaaaaaaaa) Stu Sutherland *
(-----aaaaa) David Knapp
(araaar-aaa) Tom Fitzpatrick *
(a-aaaaaaa-) Phil Moorby *
(a-aaaaaaaa) Anders Nordstrom *
(--a-aaaaaa) Cliff Cummings
(aaa-aaaaaa) Simon Davidmann *
(----aaaa--) Harry Foster
(aaaa-a-aaa) Stefen Boyd *
(aaaaaaaaaa) David Smith *
(--a-a--aa-) Mike McNamara
(aaa) Kevin Cameron *
(a-a) Andy Tsay *
(Note - Stefen Boyds attendance record was incorrect in last minutes -
fixed above)
The agenda of this meeting was to continue to review, from Section 7, the
latest draft of the Verilog ACE documentation.
The following discussion took place:
Anders: P20, More clarification need around the use of non-blocking
statements. 7.3 3rd line - mention expression can include a blocking
assignment provided it has no timing associated with it.
Anders: Sec 7.4 Can reduction operators be used on arrays? Peter is going
to check on exact wording for Stu, related to reduction operators on
multi-dimensional arrays.
Stu/Simon: Sec 7.7 - could remove section and say same as V2K1.
Stu: Sec 8 - Comply with editors note bottom of page 23.
Anders: P 24. Is "change" a redundant keyword. Peter - needed for multi-bit
variable. More clarification required in document.
Stu Note: P 27. Note required. Priority and Unique should be implemented by
simulation and synthesis tools, rather than respective pragma's etc.
Anders / Peter: P 29 See Peter's note regarding labels - see his email 8th
Oct. Use "statement labels" and "block names"
Stu: Peter Action to develop glossary - unique and priority to go in
Anders: P30. Confusion around the use of processes. Put in "see section 10,
processes." Also remove bold text on one quote.
P30. With regard to disables - Peter will write a recommended method in
which these should be used, but not enforced, as part of this standard.
Anders: Bottom P31. Example should be improved.
Kill section 8.11 - already in Verilog2K1
Kill section 8.12 - add to deprecation list
Anders P37 top: Need example showing timing on state variable. Other
examples also already sent from Peter.
Next meeting Nov 5th. Agenda at this meeting is to complete review of
document, such that final document can be presented at face to face during
week of 11th.
Interfaces need to be completed quickly as well for this meeting. DaveK to
get back with schedule.
BNF can have quotes removed as per Cliff's suggestion.
Next meeting to take place on Monday November 5th at 12:00 PST.
Conference Call Number 1 405 244 5555 access code 3715.
______________________________
Dave Kelf
VP Marketing
Co-Design Automation, Inc.
Tel: 1 877 6 CODESIGN ext 404
Mobile: 1 617 571 9883
Fax: 1 781 662 2281
Email: davek@co-design.com
Web: www.co-design.com
www.superlog.org
Latest News:
http://www.co-design.com/news/index.htm
"Faster, Smarter Verilog"
______________________________
This archive was generated by hypermail 2b28 : Mon Oct 22 2001 - 15:40:45 PDT