Subject: Re: Information for meeting on 8 July 2002
From: Clifford E. Cummings (cliffc@sunburst-design.com)
Date: Mon Jul 08 2002 - 08:20:03 PDT
At 03:39 PM 7/1/02 -0700, David Smith wrote:
>The following informatio is for use in connecting to the list committee
>meetings (all times are West Coast):
>
>8 July 9:00am-11:00am SV-BC
>8 July 11:00am-1:00pm SV-EC
>
>PARTICIPANT CODE: 516134
>Toll Free Dial In Number: (877)233-7845
>International Access/Caller Paid Dial In Number: (505)766-5458
>
>The committee agendas will be sent out by the chairs by Monday (we hope).
>
>Have a good 4th of July (for those in the states).
>
>Regards
>David
>
>David W. Smith
>Synopsys Scientist
SV-BC Agenda -
Announce email reflector - responses will not go out until the week of July
15th.
To subscribe to any of the SystemVerilog email reflectors, follow the
instructions below:
Send an email to majordomo@eda.org with the subject of subscribe. In the
body of the email you can add one or all of the following:
subscribe sv-cc
subscribe sv-ec
subscribe sv-bc
end
Discuss any clarification proposals for SV-BC action items (I have not seen
any sent so this may be very short)
*** MEETINGS ***
Cliff hopes to be better prepared for the SV-BC meeting scheduled for July
22nd.
The next IEEE-Verilog committee meeting is scheduled for July 15th at 9:00
AM (contact Mike McNamara for details).
Does anybody know when the next HDL++ (or whatever it is called) meeting is
scheduled?
*** Make assignments for upcoming meetings ***
Regards - Cliff
----------
SV-BC Minutes - 20020628
Cliff Cummings
David Smith
Heath Chambers
Karen Pieper
Kevin Cameron
Medi Mohtashemi
Paul Graham
Peter Flake
Roy Armoni
Simon Davidmann
Steven Sharp
Proposal: David Smith
Second: Heath Chambers
Voting structure and rules
3/4 meetings must be attended or 75%
Vote on technical issues will be a simple majority of all attendees
(not limited to one per company)
Passes unanimously
Meeting schedule:
Approximately every 2 weeks starting 8 July 2002 from 11:00am (PDT) to 1:00pm.
8, 22 July
5, 19 August
16, 30 September
14, 28 October
11, 25 November
9, 16 December
6, 20 January
3, 17 February
The basic process for all activities is to:
review
evaluate
vote
LRM development
A. Item List
Items in basic list are:
-Deprecation follow on - do committee members have
-Time precision and timescale in general - cleaning up the
description
-Dynamic process control - (Kevin) processes can be created but
there is no mechanism to kill or suspend them
disable questions
Kevin, Steve
-DSM - ???
-Data alignment and data packing issues - related to pointers
C/C++ interfacing - cast from one type to another or pass into
external system (binary write)
Kevin, (maybe coordinate with C-committe)
-Clarify auto increment/decrement - (Karen) do you clarify when
the increment happens - what happens with multiple per line
Karen
-Cadence issues w/ Section 2 literals
Steve Sharp
-Cadence issues w/ Section 3
Steve Sharp
-Section 3.1, parameterized data types - ???
-Displaying enumerated types, affect on VCD - VCD overhall to
include automatic variables, interfaces, structs, etc.
-Section 4: are elements of a signed packed array signed?
Steve Sharp
-Constant expressions - Lack of clarity about difference between
parameters, localparams, constants (latter initialized at
simulation time)
Paul Graham
-Change BNF to simplify attributes--for 1364 committee?
-Section 9: process execution efficiency - maybe Erich Marshner?
Kevin
-Interleaving, event scheduling - clarify? Atomic operation
-interfaces - Interface enhancements/simplifications - add more
explanation about distinction between interface and module
Steve
We asked Steve Sharp to re-send the Cadence notes for review by the July
8th meeting but Cliff Cummings (me) did not have time to get the minutes
sent before leaving town and so Steve may not have known to send out
Cadence notes ahead of the meeting.
Apologies from Cliff. July is going to be a hectic month for Cliff.
Regards - Cliff Cummings
----------------------------------------------------
Cliff Cummings - Sunburst Design, Inc.
14314 SW Allen Blvd., PMB 501, Beaverton, OR 97005
Phone: 503-641-8446 / FAX: 503-641-8486
cliffc@sunburst-design.com / www.sunburst-design.com
Expert Verilog, Synthesis and Verification Training
This archive was generated by hypermail 2b28 : Mon Jul 08 2002 - 08:22:42 PDT