Well 3 out of 4 that I tested in Verilog mode, anyway.
But I'll betcha $50 that 9 out of 10 implementations declared a wire "step", with a net_delay of 1.
Shalom
---------------------------------------------------------------------
Intel Israel (74) Limited
This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Wed Feb 17 13:03:36 2010
This archive was generated by hypermail 2.1.8 : Wed Feb 17 2010 - 13:03:39 PST