Re: [sv-bc] expressions not allowed in RHS or continous assign or on port connection list

Hi.

This may be a problem, because function calls are permitted in
continuous assignment statements in verilog.

On 04/07/2010 07:51 AM, Brad Pierce wrote:
> "It shall be illegal to include an assignment operator ... in an
> expression that is not within a procedural statement."
>
> On Wed, Apr 7, 2010 at 7:43 AM, Daniel Mlynek
> <daniel.mlynek@aldec.com.pl> wrote:
>> I cannot find in LRM resrtictions on expression on RHS of continuous assign
>> (same for port connection list items).
>> IMO some expressions should not be allowed ie:
>> assign w = i++;
>> assign w = i=+10;
>> assign w = foo(i); //where foo is function foo (ouput logic o); o=o-1;
>> endfunction
>>
>> same for port connections:
>> sub uut(i++);
>> sub uut(i=+10);
>> sub uut(foo(i)); //where foo is function foo (ouput logic o); o=o-1;
>> endfunction
>>
>>
>> Should it be allowed or forbidden?
>> Is it described in LRM?
>>
>>
>> DANiel
>> --
>> This message has been scanned for viruses and
>> dangerous content by MailScanner, and is
>> believed to be clean.
>

-- 
      John Michael Williams
      Senior Adjunct Faculty
Silicon Valley Technical Institute
-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.