RE: [sv-bc] Generate with multiple begins

When Verilog-2001 added the generate construct, it allowed generate-else clauses, and I'm suggesting it would have been better to stick with the tried-and-true restrictions of VHDL. But, of course, it's too late to undo generate-else.

-- Brad

________________________________________
From: owner-sv-bc@eda.org [owner-sv-bc@eda.org] On Behalf Of John Michael Williams [john@svtii.com]
Sent: Monday, January 10, 2011 12:13 PM
To: sv-bc@eda.org
Subject: Re: [sv-bc] Generate with multiple begins

Hi Brad.

I guess that you are suggesting that loop generates
should have different rules than conditional generates?

On 01/10/2011 08:09 AM, Paul Graham wrote:
> Brad,
>
> Gotcha! Vhdl-2008 now has generate-else clauses :-)
>
> Paul
> ----- Original Message -----
> From: "Brad Pierce"<brad_pierce@acm.org>
> To: sv-bc@eda.org
> Sent: Monday, January 10, 2011 11:00:35 AM
> Subject: Re: [sv-bc] Generate with multiple begins
>
> Verilog would have been wise to copy VHDL generate, but instead
> Verilog went its own expansive way. Arguing from analogy with VHDL now
> is not much of a guide. If it is to be a guide, then let's start by
> prohibiting generate 'else' clauses.
>
> -- Brad
...

--
      John Michael Williams
      Senior Adjunct Faculty
Silicon Valley Technical Institute
--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.