[sv-bc] Use before definition

Hey Sv-bc,

I wonder about the following:

module foo (blah);

assign blah = 1'b0; // Usage

output blah;

wire blah; // Definition

endmodule

Is this code legal?

Thanks,
Laurence

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.