Re: [sv-ec] RE: [sv-bc] query regarding bind

From: Goutam Ghosh <gghosh_at_.....>
Date: Mon Sep 10 2007 - 02:05:17 PDT

Thanx Shalom for your statement. So the simulator which passes this testcase is wrong.

Goutam

Bresticker, Shalom wrote:

But the LRM also says,

 

"It shall be an error for a bind statement to bind a bind_instantiation underneath the scope of another bind_instantiation."

Shalom

---

From: Goutam Ghosh [mailto:gghosh@cal.interrasystems.com]
Sent: Monday, September 10, 2007 11:41 AM
To: Bresticker, Shalom
Cc: Jonathan Bromley; sv-bc@eda-stds.org; sv-ec@eda-stds.org
Subject: Re: [sv-ec] RE: [sv-bc] query regarding bind

So is it true that "The target scope of a bind can depend on another bind declaration" ?
consider the testcase

module mid(output X,input Y);
endmodule

module bot(output P, input Q);
endmodule

module top( output out1,input in1);

    assign mid_inst.bot_inst.P = in1;
    bind    top.mid_inst   bot    bot_inst(X,Y);
    bind    top            mid    mid_inst(out1,in1);

endmodule

Here the target top.mid_inst depends on another bind. Is it a positive testcase.

Bresticker, Shalom wrote:

I agree.

Shalom 

  

-----Original Message-----
From: owner-sv-bc@server.eda.org 
[mailto:owner-sv-bc@server.eda.org] On Behalf Of Jonathan Bromley
Sent: Monday, September 10, 2007 11:01 AM
To: sv-bc@server.eda-stds.org; sv-ec@server.eda-stds.org
Subject: RE: [sv-bc] query regarding bind

"Real" experts will no doubt comment in due course, but as a 
user I think I know the answer and it would be interesting to 
see if implementers agree:

    

    module top( output out1,input in1);
    endmodule

    module mid(output X,input Y);
    endmodule

    module root(output a, input b);
        top  I(a,b);
    endmodule

    bind    top  mid mid_inst(out1,in1);
    bind    mid  top top_inst(X,Y);
      

The mental model I use for 'bind' is that it inserts a module 
instance at the very end of the target module.
So I can re-write your code:

   module top( output out1,input in1);
     mid mid_inst(out1,in1);  // inserted by bind
   endmodule

   module mid(output X,input Y);
     top top_inst(X,Y);  // inserted by bind
   endmodule

   module root(output a, input b);
     top  I(a,b);
   endmodule

It's now clear that the module instance tree has unbounded 
mutual recursion, so the model cannot be elaborated.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, 
Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223                   Email: 
jonathan.bromley@doulos.com
Fax: +44 (0)1425 471573                           Web: 
http://www.doulos.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.

--
This message has been scanned for viruses and dangerous 
content by MailScanner, and is believed to be clean.

    

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

  

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
  

--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.

--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean. Received on Mon Sep 10 02:10:32 2007