Verilog++ -- Assertion Committee Slides.

Subject: Verilog++ -- Assertion Committee Slides.
From: Harry Foster (foster@rsn.hp.com)
Date: Mon Aug 27 2001 - 12:13:10 PDT

• Next message: David Smith: "Suggestion for "implicit variables""
• Previous message: Simon J. Davidmann: "Verilog++ 6th committee meeting"
• In reply to: Simon J. Davidmann: "Verilog++ 6th committee meeting"
• Next in thread: Peter Flake: "Re: Verilog++ 6th committee meeting"
• Reply: Harry Foster: "Verilog++ -- Assertion Committee Slides."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Per the Verilog++ committee request, attached
are the slides I presented to the Assertion
committee a few weeks ago.

I'm currently updating the requirements proposal
per feedback from our last assertion meeting.

Best regards,

-Harry

• application/vnd.ms-powerpoint attachment: VerilogAssertions.ppt

• Next message: David Smith: "Suggestion for "implicit variables""
• Previous message: Simon J. Davidmann: "Verilog++ 6th committee meeting"
• In reply to: Simon J. Davidmann: "Verilog++ 6th committee meeting"
• Next in thread: Peter Flake: "Re: Verilog++ 6th committee meeting"
• Reply: Harry Foster: "Verilog++ -- Assertion Committee Slides."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Mon Aug 27 2001 - 12:14:41 PDT