Subject: Verilog ++ committee on November 5 - Agenda And Discussion
From: Vassilios.Gerousis@Infineon.Com
Date: Wed Oct 31 2001 - 00:41:18 PST
Hello Everyone,
David Kelf will chair this committee in my absence. The primary goal is to complete
the review of the Verilog-ACE document from Stu. Although discussions continue on deprecating Verilog constructs, we must use a process a definition that everyone agrees with.
A list for planned deprecating must be collected. We need to collect a list first, and then discuss this at an appropriate time. We must focus on our goal right now.
I would like to propose the following agenda:
1- $root discussion: Stefen Boyd send a proposal on limiting the functionality of $root
on 8/13/2001. Please start discussion of this item on the email reflector. It will be discussed in
detailed in section 12.2. It would be a good idea for people to review Boyd's proposal first.
2- Complete the sections of Verilog-ACE.
Stu then can correct and modify the document that he got feedback on. the new LRM
will be needed for our meeting in SAN JOSE.
3- Review BUT NOT discuss the list of deprecating constructs. Cliff, please let us know,
if you want to now this list?
The phone number is the same as before.
Best Regards
Vassilios
------------------------------------------------------------------------------------------------------------------------------
Dr. Vassilios Gerousis Infineon Technologies
DAT CAD, MchB
Telephone: +49-89-234-21342 BalanSt. 73
Fax: +49-89-234-23650 D-81541 Munich
email: Vassilios.Gerousis@infineon.com Germany
Site Map: http://www.stadtplandienst.de/query;ORT=m;PLZ=81541;STR=Balanstr%2E;HNR=73
----------------------------------------------------------------------------------------------------------------------------------
This archive was generated by hypermail 2b28 : Wed Oct 31 2001 - 00:44:17 PST