Subject: Re: Jeda Language
From: Stefen Boyd (stefen@boyd.com)
Date: Tue Nov 20 2001 - 10:18:40 PST
At 11:50 AM 11/20/2001 +0100, Vassilios.Gerousis@Infineon.Com wrote:
>1- Can we borrow some of the OO capabilities that JEDA is demonstrating?
I suppose we could, but I would see this as something
for System Verilog 4.0... and syntax will be an issue
(solvable by a Co-design donation?).
>2- Do we see some additional verification constructs that we need to borrow?
no.
>3- What about the dynamic features of Jeda?
Dynamic features? I guess you might want to
eliminate the "process" keyword in favor of
the fork/knife keyword pair. Outside of OO,
I don't see anything dynamic that we don't
already have in System Verilog.
>4- Will the PLI provide by JEDA help in System Verilog ?
no use at all... their pli interfaces *to* a verilog
simulator, but we are extending verilog. Any pli we
define would be to allow other languages to interface
to a System Verilog simulator, not the other way around.
Stefen
--------------------
Stefen Boyd Boyd Technology, Inc.
stefen@BoydTechInc.com (408)739-BOYD
www.BoydTechInc.com (408)739-1402 (fax)
This archive was generated by hypermail 2b28 : Tue Nov 20 2001 - 10:19:46 PST