examples of root for systemVerilog


Subject: examples of root for systemVerilog
From: Simon Davidmann (simond@co-design.com)
Date: Mon Dec 10 2001 - 06:06:35 PST


3 examples - to show use of root - ie functionality without modules.
[somewhat simple example - but you should get the picture]

1) functions only - to show 'C' or programming style (ie no modules)
2) mix of modules and functions (the example is maybe redundant)
3) just modules

Simon




This archive was generated by hypermail 2b28 : Mon Dec 10 2001 - 06:07:20 PST