RE: FSM Section Vote?


Subject: RE: FSM Section Vote?
From: Tom Fitzpatrick (fitz@co-design.com)
Date: Wed Apr 03 2002 - 11:27:16 PST


I vote YES to the ammended proposal, to defer transition statement and
operators for consideration in 3.1.

-Tom Fitzpatrick
  -----Original Message-----
  From: owner-vlog-pp@server.eda.org [mailto:owner-vlog-pp@server.eda.org]On
Behalf Of Stuart Sutherland
  Sent: Tuesday, April 02, 2002 8:34 PM
  To: Clifford E. Cummings; vlog-pp@server.eda.org;
Vassilios.Gerousis@Infineon.Com
  Subject: Re: FSM Section Vote?

  Yes, I did second the proposal, but I'd like to suggest a friendly
amendment to the wording Cliff put in writing.

  AMENDED PROPOSAL: Remove the State Machine Section (section 9 in draft 4)
from the SystemVerilog 3.0 LRM, and defer transition statement and operators
for consideration in SystemVerilog 3.1.

  I vote YES, as amended.

  Assuming Cliff's proposal passes, I would also like to make a related
proposal for e-mail vote (this will need a second).
  PROPOSED: Remove "state" from the list of keywords in Annex B. Leave
"transition" in Annex B as a reserved word.

  Stu

  At 03:28 PM 4/2/2002, Clifford E. Cummings wrote:

    Vassilios -

    Did you get the message that we decided to conduct an email vote on the
proposal to remove the FSM section from version 3.0 of the SystemVerilog
Standard? I thought the Co-Design guys were going to ask you to conduct that
vote and that voting would close on Friday, April 5th.

    PROPOSAL: Remove the State Machine Section (section 9 in draft 4) from
the SystemVerilog draft standard.
    Proposed by: Cliff Cummings
    Seconded by: Stu Sutherland (is this correct Stu?)

    Regards - Cliff

    BTW - my vote is:

    Yes - remove the FSM section - Cliff
    //*****************************************************************//
    // Cliff Cummings Phone: 503-641-8446 //
    // Sunburst Design, Inc. FAX: 503-641-8486 //
    // 14314 SW Allen Blvd. E-mail: cliffc@sunburst-design.com //
    // PMB 501 Web: www.sunburst-design.com //
    // Beaverton, OR 97005 //
    // //
    // Expert Verilog, Synthesis and Verification Training //
    //*****************************************************************//
  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  Stuart Sutherland Sutherland HDL Inc.
  stuart@sutherland-hdl.com 22805 SW 92nd Place
  phone: 503-692-0898 Tualatin, OR 97062
  www.sutherland-hdl.com
  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~



This archive was generated by hypermail 2b28 : Wed Apr 03 2002 - 11:27:17 PST