[sv-bc] RE: [sv-ac] SV-AC feedback for the next PAR

Hi,

1. Parameters support in checker - just like module. Yes we can use "const" ports as work-around, but parameters are so intuitive to Verilog/SV folks (module, interface, class - all of them have it). If really needed I can throw in some PPT with pros-and-cons of const vs. parameter - I really wish it is not needed - MHO.
[SB] I think this is Mantis 2111
2. Just to explicitly state that "$display" etc, should be allowed (I believe your "procedural statements" cover it, but just wanted to highlight the pain from user angle of not having it in 2009 version)
[SB] $display specifically is the subject of Mantis 2897
Shalom
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.