[sv-bc] driving vriable from continous assignment and clocking block

I cannot find in LRM rule saying if variable can be driven from continous
assignment and in the same time can be clocking block output.
Is below code correct or not:
 
interface san_rt_query_if (input logic clk);
  logic rst_n;
  clocking cb @(posedge clk);
   inout rst_n; //rst_n is clocking block output
  endclocking : cb
endinterface: san_rt_query_if
 
module san_rt_rtl_top ();
  logic clk, rst_n;
  san_rt_query_if selected_query_if(.*);
  assign selected_query_if.rst_n = rst_n; //rst_n is continously assigned,
should it be error as rst_n is already cb output???
endmodule : san_rt_rtl_top
 
 
 
DANiel

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.