[sv-bc] Is usage of procedural blocks in Interfaces synthesizable

Hi,
As per the LRM, we can use procedural blocks in Interface. Conceptually that helps for design verification. But it is not clear whether it is synthesizable or not. Can someone help me on this?

Regards
Surya



This email and any attachments are intended for the sole use of the named recipient(s) and contain(s) confidential information that may be proprietary, privileged or copyrighted under applicable law. If you are not the intended recipient, do not read, copy, or forward this email message or any attachments. Delete this email message and any attachments immediately.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.