Hi, Is there a reason that a 4-state equivalent of the byte data type was not defined in SystemVerilog? Thanks, Shalom Shalom Bresticker Intel Jerusalem LAD DA +972 2 589-6852 +972 54 721-1033 I don't represent Intel
This archive was generated by hypermail 2.1.8 : Tue Feb 14 2006 - 02:26:01 PST