Re: FSM Section Vote?


Subject: Re: FSM Section Vote?
From: Andy Tsay (andytsay@yahoo.com)
Date: Tue Apr 02 2002 - 22:07:16 PST


> AMENDED PROPOSAL: Remove the State Machine
> Section (section 9 in draft 4)
> from the SystemVerilog 3.0 LRM, and defer
> transition statement and
> operators for consideration in SystemVerilog 3.1.

I abstain from this amended proposal.

Andy Tsay

__________________________________________________
Do You Yahoo!?
Yahoo! Tax Center - online filing with TurboTax
http://taxes.yahoo.com/



This archive was generated by hypermail 2b28 : Tue Apr 02 2002 - 22:08:16 PST