PSS 3.1 Public Review Now Open

The Portable Stimulus Standard (PSS) 3.1 Draft Standard is available for public review, giving the design and verification community an opportunity to review the latest enhancements to PSS and provide feedback before its release.
PSS 3.1 is a focused release that builds on the capabilities of PSS 3.0, with updates concentrated in four key areas:
- A stronger constraint language – Enhancements that provide greater flexibility and control when defining constraints.
- More reusable libraries – Improvements that make it easier to create practical, reusable PSS libraries that can be shared across projects and teams.
- Greater control over generated target code – New capabilities that give models more control over what is produced for target implementations.
- Address spaces and registers – Updates that close gaps and strengthen modeling capabilities in the address and register layer.
The public review provides an opportunity for the industry to evaluate the specification and provide feedback before it is finalized. The Portable Stimulus Working Group invites comments and feedback through its Community Forum.
The document is available for download at Accellera's Drafts Under Public Review page. The public review period is open until September 30, 2026. For more information about PSS and the development of the standard, visit the Portable Stimulus Working Group page.
PSS Training Session 10 Now Available!

In Session 11 of Accellera’s “Learning PSS” video series, Tom Fitzpatrick, PSS expert and charter member of Accellera’s Portable Stimulus Working Group, explores PSS memory allocation and how memory planning at solve time helps create valid verification scenarios.
Learn how PSS models different types of storage using address spaces and address regions, specifies allocation requirements using address claims, and enables the solver to allocate memory based on action, data flow, and capacity requirements—before simulation begins.
In this session, you’ll learn:
- Why memory allocation is performed at solve time in PSS
- How PSS models memory and other storage elements using address spaces
- How address traits and regions represent different types of storage
- How address claims define memory allocation, alignment, compatibility, and lifetime requirements
- How the solver prevents overlapping memory allocations
- How solve-time memory planning helps avoid runtime memory conflicts
Watch Session 11 to learn how PSS memory allocation, address spaces, address regions, and address claims work together to create verification scenarios that meet your system’s storage requirements.
Next week continue the series with Session 12, covering the PSS realization layer.
For details about PSS and other resources, visit the Portable Stimulus Working Group page.
View Session 11 >
View All Sessions >
Featured Events
DVCon India 2026
September 1-3
Bangalore, India
dvcon-india.org
DVCon Taiwan 2026
September 8
Hsinchu, Taiwan
dvcontaiwan.org
DVCon Japan 2026
September 10
Yokohama, Japan
dvcon-jpn.org
DVCon Europe 2026
November 17-18
Munich, Germany
dvcon-europe.org
Subscribe to our mailing list:
GET INVOLVED
Recent Happenings
- August newsletter now available
- Article: Standards and AI will shape-shift EDA
- Article: DAC 2026: Accellera Luncheon Panel on Embracing AI for Advanced Design and Verification
- Article: Why the Semiconductor Industry Needs A Common Language For Functional Safety
- Article: Accellera Updates at DVCon 2026
- Article: What is the Accellera Systems Initiative?
- Article: Boosting SoC Design Productivity with IP-XACT
Accellera News
- Quotes - Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
March 2nd, 2026 - Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
March 2nd, 2026 - Accellera Announces IEEE Standard 1801™-2024 is Available Through IEEE GET Program
March 19th, 2025
Latest Downloads
- Clock Domain Crossing (CDC) 1.0
- Federated Simulation Standard White Paper
- Portable Test and Stimulus Standard 3.0
- UVM 2020-3.1 Reference Implementation
- UVM Mixed-Signal 1.0
- Functional Safety White Paper
- IP-XACT XML Schema and Vendor Extensions
- SystemC 3.0.1, SystemC-AMS 2.3.4, CCI 1.0, & Synthesis 1.4.7
IEEE Get Program
As part of Accellera's ongoing partnership with the IEEE, Accellera standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control.
The IEEE Get Program has resulted in more than 200,000 downloads to date. To view the standards available, visit the Available IEEE Standards page.
Login / Register
Access to some downloads and areas within the site is restricted. We encourage you to register and log in.
- Already Registered? Log in!
- Register for Access as a Member Employee
- Site help
- Reset username/password
