Re: FSM Enhancement Goals and Thoughts

Subject: Re: FSM Enhancement Goals and Thoughts
From: Alec Stanculescu (alec@fintronic.com)
Date: Thu Dec 13 2001 - 15:54:27 PST

• Next message: Clifford E. Cummings: "Proposal: Implicit Port Instantiation in SystemVerilog"
• Previous message: Alec Stanculescu: "Re: FSM Enhancement Goals and Thoughts"
• In reply to: Adam Krolnik: "Re: FSM Enhancement Goals and Thoughts"
• Reply: Alec Stanculescu: "Re: FSM Enhancement Goals and Thoughts"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Adam,

Indeed, your suggestion is excellent. Can you specify a little more
the problem so that we can make the FSMs for it?

Alec

• Next message: Clifford E. Cummings: "Proposal: Implicit Port Instantiation in SystemVerilog"
• Previous message: Alec Stanculescu: "Re: FSM Enhancement Goals and Thoughts"
• In reply to: Adam Krolnik: "Re: FSM Enhancement Goals and Thoughts"
• Reply: Alec Stanculescu: "Re: FSM Enhancement Goals and Thoughts"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Thu Dec 13 2001 - 15:54:11 PST